All News

Tesla Pulls Plug on Dojo as Musk Prioritizes AI5 and AI6

Elon Musk confirmed Tesla has disbanded the Dojo supercomputer team and shelved the D2 chip in favor of AI5 and AI6 chips from TSMC and Samsung. Tesla says consolidation will reduce complexity and cost; the move raises questions for autonomy timelines, suppliers, and the $500M Dojo facility in Buffalo.

Published August 11, 2025 at 11:10 AM EDT in Artificial Intelligence (AI)

Elon Musk confirmed over the weekend that Tesla has disbanded the team behind Dojo, the company’s long-promised AI training supercomputer. The move follows Musk’s statement that work converged on the AI6 chip, making the Dojo 2 path — including the in-development D2 chip — an "evolutionary dead end."

What changed

Tesla previously combined Nvidia GPUs and its in-house D1 chips to bring Dojo online and had planned a Dojo 2 factory around a second-generation D2 chip. Musk said Dojo 3 will effectively be many AI6 systems-on-a-chip on a single board, and that AI5 and AI6 — produced by TSMC and Samsung — will handle both inference and large-scale training.

Musk argued consolidating around AI5/AI6 reduces network cabling complexity and cost by orders of magnitude, and avoids splitting engineering resources across divergent chip designs. The company’s $500 million Dojo facility in Buffalo and the status of Cortex (a separate training supercluster Musk mentioned) are now in question.

Why this matters

The decision reshapes Tesla’s autonomy and robotics roadmap. AI5 is positioned for Full Self-Driving inference while AI6 is billed for both in-car inference and large-scale training for vehicles and humanoid robots. Shelving Dojo 2 and the D2 chip means fewer competing internal platforms, but it also concentrates risk on external foundries and a narrower chip lineup.

The move comes amid falling EV sales, public brand pressure, and scrutiny around Tesla’s limited robotaxi rollout and several reported driving incidents. Investors and regulators will watch whether this consolidation accelerates or delays safe, scalable autonomy.

Immediate implications

  • Supplier exposure: greater reliance on TSMC and Samsung for AI5/AI6 yields and schedules.
  • Data center design: board-level concentration of many chips can reduce network complexity but requires new thermal and power strategies.
  • Product timelines: consolidating silicon can shorten software–hardware integration cycles if engineering focus is preserved; it can also create single-point failures.

What organizations should do now

Whether you’re an automaker, a supplier, or a regulator, Tesla’s pivot offers practical lessons. Consider these actions:

  • Run supplier stress tests: model delays or yield issues at a single foundry and map backup sources or software fallbacks.
  • Reassess hardware/software co-development: be deliberate about settling on a single inference/training architecture to avoid repeated redesigns.
  • Design for modularity: even with board-level integration, maintain modular software stacks and validation suites to isolate failures.

Think of it like consolidating a logistics network: you can save massive overhead by centralizing hubs, but you must build redundancy and contingency plans for when a hub is disrupted.

How QuarkyByte approaches this kind of shift

When a leader pivots hardware strategy, organizations need a fast, evidence-based response. We translate the technical trade-offs into program-level decisions: quantify supply risk, map deployment timelines, model cost and power implications of board-level architectures, and build phased rollouts that keep safety and business continuity front and center.

Tesla’s Dojo shutdown is not just a headline — it’s a case study. Will consolidation speed safe autonomy, or will single-vendor dependence introduce new delays? The answer depends on scenario planning, supplier strategies, and rigorous validation. That’s where measured analysis makes the difference.

Keep Reading

View All
The Future of Business is AI

AI Tools Built for Agencies That Move Fast.

QuarkyByte can map the technical and commercial trade-offs of consolidating chip roadmaps, quantify cost and cabling savings from board-level architectures, and build transition plans that protect autonomy timelines and supplier relationships. Speak with our analysts to stress-test scenarios and create a measurable mitigation roadmap.